

Figure 1 (Prior Art)




Figure 2a

REPLACEMENT SHEET

Appl. No. 10/083,241

Amdt. Dated Mar. 10, 2005

Reply to Office Action of Dec. 10, 2004




Figure 2b




Figure 3




Figure 4a

## REPLACEMENT SHEET

Appl. No. 10/083,241

Amdt. Dated Mar. 10, 2005

Reply to Office Action of Dec. 10, 2004





Figure 4b




Figure 4c




Figure 5




Figure 6




Figure 7




Figure 8

**Four Passes Algorithm in Order to Improve Results in the Case of Single Faults in the Row.**






Figure 9




Start condition for BIRa registers

Figure 10



## Multiple errors in Row fix with Row1


**Figure 11**



<b>Col_L</b>	0	0	0	0	0	Col_H
<b>Row_L</b>	0				1	Row_H
<b>Row1</b>	0				0	Row2
<b>En1</b>	1				0	En2


Cover single error with column, register connectivity Row\_H

Figure 12




Load content of previous signature into Registers

Figure 13



Cover single error with column, register connectivity Row\_L

Figure 14



Col_L	0	0	1	0	Col_H
Row_L	2				Row_H
Row1	0				Row2
En1	1				En2

Load content of previous signature into Registers

Figure 15

Col_L	0	1	0	Col_H	1002
Row_L	2			Row_H	
Row1	0			Row2	1010
En1	1			En2	1014

Multiple errors in Row fix with Row2

Figure 16